

INN100FQ016A

1. General description


GaN-on-Silicon enhancement mode high-electron-mobility-transistor (HEMT) in FCQFN with 4.0 mm x 6.0 mm package size.

2. Features

- GaN-on-Silicon E-mode HEMT technology
- Very low gate charge
- Ultra-low on resistance
- Very small footprint

3. Applications

- High frequency DC-DC converter
- Point of Load
- RF envelope tracking
- PC charger
- Mobile power bank
- Motor driver



4. Key performance parameters

Table 1 Key performance parameters at $T_J = 25^\circ\text{C}$

Parameter	Value	Unit
$V_{DS,max}$	100	V
$R_{DS(on),max}$ @ $V_{GS} = 5\text{ V}$	1.8	m Ω
$Q_{G,typ}$ @ $V_{DS} = 50\text{ V}$	22	nC
$I_{DS,Pulse}(T_A=25^\circ\text{C}, T_{Pulse} = 100\text{ }\mu\text{s})$	320	A
Q_{OSS} @ $V_{DS} = 50\text{ V}$	125	nC

5. Pin information

Table 2 Pin information

Pin	Pin description	Pin function
1,2,25	Gate	Driver Gate
3-7,9,11,21,23	Source	Source
8,10,12-20,22,24	Drain	Power Drain

Table 3 Ordering information

Type/Ordering Code	Package	Product Code
INN100FQ016A	FCQFN 4X6	J23

Table of contents

1. General description	1
2. Features.....	1
3. Applications	1
4. Key performance parameters.....	1
5. Pin information.....	1
6. Maximum ratings	3
7. Thermal characteristics.....	4
8. Electric characteristics.....	5
9. Electric characteristics diagrams	7
10.Package outlines.....	12
11.Reel information.....	13
12.Land pattern	14
13.Revision history	15

6. Maximum ratings

at $T_J = 25^\circ\text{C}$ unless otherwise specified.

Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact Innoscence sales office.

Table 4 Maximum ratings

SYMBOL	PARAMETER	MAX	UNIT
V_{DS}	Drain-to-Source Voltage (Continuous)	100	V
$V_{DS(tr)}$	Drain-to-Source Voltage ¹ ($V_{GS}=0\text{V}$, 1h total time, $T_A=T_{JMAX}$)	120	V
I_D	Continuous current ($T_A=25^\circ\text{C}$)	100	A
	Pulsed ($T_A=25^\circ\text{C}$, $T_{Pulse} = 100\ \mu\text{s}$)	320	A
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	V
T_J	Operating Temperature	-40 to 150	$^\circ\text{C}$
T_{STG}	Storage Temperature	-40 to 150	$^\circ\text{C}$

Note:

1. Provided as measure of robustness under abnormal operating conditions and not recommended for normal operation;

7. Thermal characteristics

Table 5 Thermal characteristics

SYMBOL	PARAMETER	TYP	UNIT	Note/Test Condition
$R_{\theta JC}$	Thermal Resistance, Junction to Case	13.96	°C/W	-
$R_{\theta JB}$	Thermal Resistance, Junction to Board	1.92	°C/W	-
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ²	57.56	°C/W	-
T_{sold}	Maximum reflow soldering temperature	260	°C	MSL3

Note:

- $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

8. Electric characteristics

at $T_J = 25\text{ }^{\circ}\text{C}$, unless specified otherwise

Table 6 Static characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
BV_{DSS}	Drain-to-Source Voltage	100	-	-	V	$V_{GS} = 0\text{ V}$, $I_D = 900\text{ }\mu\text{A}$
I_{DSS}	Drain Source Leakage	-	9.5	93	μA	$V_{GS} = 0\text{ V}$, $V_{DS} = 80\text{ V}$
I_{GSS}	Gate-to-Source Forward Leakage	-	2.8	55	μA	$V_{GS} = 5\text{ V}$
	Gate-to-Source Reverse Leakage	-	0.3	1.2	μA	$V_{GS} = -4\text{ V}$
$V_{GS(TH)}$	Gate Threshold Voltage	0.8	1.1	2.5	V	$V_{DS} = V_{GS}$, $I_D = 21\text{ mA}$
$R_{DS(on)}$	Drain-Source On-state Resistance ³	-	1.4	1.8	$\text{m}\Omega$	$V_{GS} = 5\text{ V}$, $I_D = 40\text{ A}$
V_{SD}	Source-Drain Forward Voltage	-	1.5	-	V	$I_S = 0.5\text{ A}$, $V_{GS} = 0\text{ V}$

Note:

3. $R_{DS(on)}$ is measured without prior drain bias or switching stress.

Table 7 Dynamic characteristics ⁴

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
C _{ISS}	Input Capacitance	-	2500	-	pF	V _{GS} = 0 V, V _{DS} = 50 V
C _{OSS}	Output Capacitance	-	1100	-		V _{GS} = 0 V, V _{DS} = 50 V
C _{RSS}	Reverse Transfer Capacitance	-	19	-		V _{GS} = 0 V, V _{DS} = 50 V
C _{OSS(ER)}	Energy Related C _{OSS}	-	1700	-		V _{GS} = 0 V, V _{DS} = 0 V to 50 V
C _{OSS(TR)}	Time Related C _{OSS}	-	2500	-		V _{GS} = 0 V, V _{DS} = 0 V to 50 V
R _G	Gate resistance	-	1.8	-	Ω	f = 5 MHz, open drain
Q _G	Total Gate Charge	-	22	-	nC	V _{GS} = 5 V, V _{DS} = 50 V, I _D =40 A
Q _{GS}	Gate to Source Charge	-	4.5	-		V _{DS} = 50 V, I _D =40 A
Q _{GD}	Gate to Drain Charge	-	4.5	-		V _{DS} = 50 V, I _D =40 A
Q _{G(TH)}	Gate Charge at Threshold	-	2.5	-		V _{DS} = 50 V, I _D =40 A
Q _{OSS}	Output Charge	-	125	-		V _{GS} = 0 V, V _{DS} = 50 V

Note:

4. Guaranteed by design.

9. Electric characteristics diagrams

at $T_J = 25^\circ\text{C}$, unless specified otherwise

Fig. 1 Typical Output Characteristics ($T_J=25^\circ\text{C}$)




Fig. 2 Typical Output Characteristics ($T_J=125^\circ\text{C}$)




Fig.3 Typical Drain On-state Resistance ($T_J=25^\circ\text{C}$)




Fig. 4 Typical Drain On-state Resistance ($T_J=125^\circ\text{C}$)




Fig. 5 Normalized On-State Resistance vs. Temp.




Fig. 6 Typical Transfer Characteristics




Fig. 7 Typ. Reverse Drain-Source Characteristics ($V_{GS} \leq 0, T_J = 25^{\circ}C$)




Fig. 8 Typ. Reverse Drain-Source Characteristics ($V_{GS} \geq 0, T_J = 25^{\circ}C$)




Fig. 9 Typ. Reverse Drain-Source Characteristics
($V_{GS} \leq 0$, $T_J = 125^\circ\text{C}$)




Fig. 10 Typ. Reverse Drain-Source Characteristics
($V_{GS} \geq 0$, $T_J = 125^\circ\text{C}$)




Fig. 11 Typ. Capacitances Characteristics




Fig. 12 Typ. Gate Charge




Fig. 13 Normalized Threshold Voltage vs. Temp.




Fig. 14 Output Charge




Fig. 15 Output Capacitance Stored Energy




Fig. 16 Power Dissipation




Fig. 17 Safe Operating Area







Fig. 18 Max. Transient Thermal Impedance



10. Package outlines




11. Reel information



NOTES:

1. CARRIER TAPE COLOR: BLACK.
2. COVER TAPE WIDTH: 13.3±0.10.
3. COVER TAPE COLOR: TRANSPARENT.
4. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20 MAX.
5. CAMBER NOT TO EXCEED 1MM IN 100MM.
6. MOLD# QFN/DFN/MIS6X4X0.75/0.85.
7. ALL DIMS IN MM.
8. BAN TO USE THE ENVIRONMENT-RELATED SUBSANCES OF JCET PRESCRIBING.




NOTES:


1. 2500 UNITS PER TRAY.
2. COLOR: WHITE.
3. ALL DIM IN mm.
4. GENERAL TOLERANCE±0.25.
5. BAN TO USE THE ENVIRONMENT-RELATED SUBSANCES OF JCET PRESCRIBING.
6. THE DERECTION OF VIEW:

12. Land pattern

Recommended land pattern

Unit: μm

Recommended Stencil drawing

Unit: μm

13. Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2023-07-19	Version 1.0 release.
1.1	2023-12-19	Update thermal resistance & SOA.
1.2	2024-03-04	Add $V_{DS(tr)}$ in table 4.
1.3	2024-12-09	1. Add I_D Pulse test condition in Table 1, I_D Continuous test condition in Table 4 and Add Note in Table 4,6,7; 2. Update $V_{DS(tr)}$ parameter in Table 4; 3. Add test condition $I_D = 21mA$ in Fig.13; 4. Update POD and Pin1 mark in reel information.

Important Notice

The information provided in this document is intended as a guide only and shall not in any event be regarded as a guarantee of conditions, characteristics or performance. Innoscence does not assume any liability arising out of the application or use of any product described herein, including but not limited to any personal injury, death, or property or environmental damage. No licenses, patent rights, or any other intellectual property rights is granted or conveyed. Innoscence reserves the right to modify without notice. All rights reserved.